Application No.	Applicant(s)	
09/804,210	GOODING ET AL.	
Examiner	Art Unit	
Thomas H. Stevens	2123	

July 21, 2004	09/804,210	GOODING ET AL.	
Notice of Allowability	Examiner	Art Unit	
	Thomas H. Stevens	2123	
The MAILING DATE of this communication apperall claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313  1. This communication is responsive to 09804210.	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	olication. If not include will be mailed in due	ed course. <b>THIS</b>
· · · · · · · · · · · · · · · · · · ·			
2. The allowed claim(s) is/are <u>1-24</u> .			
3. The drawings filed on 12 March 2001 are accepted by the	Examiner.		
<ul> <li>4. Acknowledgment is made of a claim for foreign priority una)</li> <li>All b) Some* c) None of the:</li> <li>1. Certified copies of the priority documents have</li> <li>2. Certified copies of the priority documents have</li> <li>3. Copies of the certified copies of the priority documents have</li> <li>International Bureau (PCT Rule 17.2(a)).</li> <li>* Certified copies not received:</li> <li>Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.</li> </ul>	been received. been received in Application No cuments have been received in this of	national stage applica	
5. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give			IOTICE OF
6. CORRECTED DRAWINGS ( as "replacement sheets") mus	st be submitted.		
(a) ☐ including changes required by the Notice of Draftspers	<del>-</del>	948) attached	
1)  hereto or 2)  to Paper No./Mail Date		) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date 3/12/01.	s Amendment / Comment or in the C	office action of	
ldentifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t	.84(c)) should be written on the drawir he header according to 37 CFR 1.121(c	ngs in the front (not the d).	back) of
7. DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT	sit of BIOLOGICAL MATERIAL r FOR THE DEPOSIT OF BIOLOGIC	nust be submitted. I AL MATERIAL.	Note the
Attachment(s)	5. Notice of Informal P	letest Asslication (DT	O 452)
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Dotice of Draftperson's Patent Drawing Review (PTO-948)</li> </ol>		• • • • • • • • • • • • • • • • • • • •	J-152)
<ul> <li>3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/C Paper No./Mail Date <u>July 21, 2004</u></li> </ul>	Paper No./Mail Dat	te <i>July 21, 2004</i> . /	
4.   Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's Stateme	ent of Reasons for Allo	owance
of Biological Material	9.	TE THE THE THE THE THE THE THE THE THE T	Market Committee of the

U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04) 2004

Notice of Allowability

Part of Paper No./Mail Date July 21,

Application/Control Number: 09/804,210

Art Unit: 2123

### **DETAILED ACTION**

1. Claims 1-24 were examined.

### Examiner's Amendment

2. Authorization for this examiner's amendment was given in a telephone interview with Scott Stinebruner on July 21, 2004.

# In the Specification

- □ Pg. 9, line 2, insert---32 are disposed.
- So that the sentence reads: The respective connections 32 are disposed between buffer card 30 and chips 22.
- Pg. 9, line 4, delete---Moreover, it will be appreciated that the---insert <u>The</u>
  So that the sentence reads: The buffer card may be utilized to interface chips on the same logic board, or on separate logic boards, consistent with the invention.
- Pg. 12, line 16, delete---It should also be appreciated that, for---insert <u>For</u>
   So that the sentence reads: For a complementary array, counter 54 could be
   used to drive the write pointer for the complementary array, with counter 52
   driving the read pointer on behalf of the complementary array.

Application/Control Number: 09/804,210

Art Unit: 2123

Page 3

Pg. 13, line 25, delete--From a review of Fig.3, several conditions should be appreciated---insert To review figure 3:

So that the sentence reads: To review figure 3: First, times First, times 7-14 and 20-28 reflect respective pauses during the emulation of clock domains A and B, and illustrate the fact that in the case of a pause in clock domain A, the same data will be read from the XBI pin on successive evaluation cycles in clock domain B (e.g., at times 3-6 and 10-14).

Pg.15, lines 4 through 5, delete the phrase---<u>it will be appreciated that.</u>
So that the sentence reads: In addition, while signals are illustrated as being one-bit binary signals, a signal and signal path (and thus a stack and buffer) may have varying binary widths.

## Reasons for Allowance

3. Claims 1-24 have been allowed over prior art of record.

The following is an examiner's statement of reasons for allowance:

The applicant details a series of steps to utilize a buffer interposed in a common signal path between asynchronous clock domains in order to manage communication of time-multiplexed data signals between the asynchronous clock domains during

Best Available Copy

Application/Control Number: 09/804,210 Page 4

Art Unit: 2123

ķ

hardware-based emulation (e.g., claim 1). The buffer is used to latch each data signal (see figure 1, 30) communicated across the common signal path so that the clock domain that receives the signals can retrieve each such signal at appropriate points in the receiver clock domain's evaluation cycle (pg.5, lines 1-9, with figure 2,). This is the scope of the invention which distances it self from other related art.

The closest prior art is Chilton et al., (U.S. Patent 5,923,865 (1999)) which teaches logic emulation of a circuit with links to the various processors; but doesn't teach such a structure to include an asynchronous buffer. Additionally, Chen et al., (U.S. Patent 5,649,167 (1997)) teaches a method and structure for implementing integrated circuits designs into a plurality of clocked and unclocked reprogramable logic circuits; however, this invention does not teach two wire links from two different rows of emulation processors to the asynchronous buffer card. Based on these facts, the examiner considers the invention novel based on , for example, that one signal path is used to transmit all of the signals during each evaluation cycle (pg. 8, lines 13-14) coupled with the signal compatibility process between the source and the plurality of receivers via the buffer (pg. 11, lines 13-23; and pg. 11-12, lines 28-31, 1-11, respectively).

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

# Best Available Copy

Art Unit: 2123

# Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is (703) 305-0365, Monday-Friday (8:00 am- 4:30 pm) or contact Supervisor Mr. Kevin Teska at (703) 305-9704. The fax number for the group is 703-872-9306.

Any inquires of general nature or relating to the status of this application should be directed to the Group receptionist whose phone number is (703) 305-3900.

July 20, 2004

THS

Best Available Copy